|
205
|
1 import struct, types
|
|
235
|
2 from target import Register, Instruction, Target, Imm8, Label, Imm3, LabelRef, Imm32
|
|
234
|
3 from asmnodes import ASymbol, ANumber, AUnop, ABinop
|
|
202
|
4 from ppci import CompilerError
|
|
205
|
5 import ir
|
|
202
|
6
|
|
218
|
7 # TODO: encode this in DSL (domain specific language)
|
|
|
8
|
|
202
|
9 def u16(h):
|
|
|
10 return struct.pack('<H', h)
|
|
|
11
|
|
205
|
12 def u32(x):
|
|
|
13 return struct.pack('<I', x)
|
|
|
14
|
|
202
|
15 armtarget = Target('arm')
|
|
|
16
|
|
|
17 class ArmReg(Register):
|
|
|
18 def __init__(self, num, name):
|
|
|
19 super().__init__(name)
|
|
|
20 self.num = num
|
|
206
|
21 def __repr__(self):
|
|
|
22 return self.name
|
|
202
|
23
|
|
203
|
24 class RegOp:
|
|
|
25 def __init__(self, num):
|
|
206
|
26 assert num < 16
|
|
203
|
27 self.num = num
|
|
|
28
|
|
|
29 @classmethod
|
|
|
30 def Create(cls, vop):
|
|
|
31 if type(vop) is ASymbol:
|
|
|
32 name = vop.name
|
|
|
33 regs = {}
|
|
|
34 for r in armtarget.registers:
|
|
|
35 regs[r.name] = r
|
|
|
36 if name in regs:
|
|
|
37 r = regs[name]
|
|
|
38 return cls(r.num)
|
|
234
|
39
|
|
219
|
40 class Reg8Op:
|
|
|
41 def __init__(self, num):
|
|
|
42 assert num < 8
|
|
|
43 self.num = num
|
|
|
44
|
|
|
45 @classmethod
|
|
|
46 def Create(cls, vop):
|
|
|
47 if type(vop) is ASymbol:
|
|
|
48 name = vop.name
|
|
|
49 regs = {}
|
|
|
50 for r in armtarget.registers:
|
|
|
51 regs[r.name] = r
|
|
|
52 if name in regs:
|
|
|
53 r = regs[name]
|
|
|
54 if r.num < 8:
|
|
|
55 return cls(r.num)
|
|
203
|
56
|
|
206
|
57 def getRegNum(n):
|
|
|
58 for r in armtarget.registers:
|
|
|
59 if r.num == n:
|
|
|
60 return r
|
|
203
|
61
|
|
206
|
62 def getRegisterRange(n1, n2):
|
|
|
63 regs = []
|
|
|
64 if n1.num < n2.num:
|
|
|
65 for n in range(n1.num, n2.num + 1):
|
|
|
66 r = getRegNum(n)
|
|
|
67 assert r
|
|
|
68 regs.append(r)
|
|
|
69 return regs
|
|
203
|
70
|
|
224
|
71 def isRegOffset(regname, x, y):
|
|
|
72 if type(x) is ASymbol and type(y) is ANumber and x.name.upper() == regname:
|
|
|
73 return y.number
|
|
|
74 elif type(y) is ASymbol and type(x) is ANumber and y.name.upper() == regname:
|
|
|
75 return x.number
|
|
|
76
|
|
|
77
|
|
|
78 class MemRegXRel:
|
|
|
79 def __init__(self, offset):
|
|
|
80 assert offset % 4 == 0
|
|
212
|
81 self.offset = offset
|
|
|
82
|
|
219
|
83 def __repr__(self):
|
|
224
|
84 return '[{}, #{}]'.format(self.regname, self.offset)
|
|
219
|
85
|
|
212
|
86 @classmethod
|
|
|
87 def Create(cls, vop):
|
|
|
88 if type(vop) is AUnop and vop.operation == '[]':
|
|
|
89 vop = vop.arg # descent
|
|
224
|
90 offset = isRegOffset(cls.regname, vop.arg1, vop.arg2)
|
|
|
91 if type(offset) is int:
|
|
|
92 if offset % 4 == 0:
|
|
223
|
93 offset = vop.arg2.number
|
|
|
94 return cls(offset)
|
|
224
|
95 elif type(vop) is ASymbol and vop.name.upper() == self.regname:
|
|
223
|
96 return cls(0)
|
|
|
97
|
|
224
|
98 class MemSpRel(MemRegXRel):
|
|
|
99 regname = 'SP'
|
|
|
100
|
|
|
101 class MemPcRel(MemRegXRel):
|
|
|
102 regname = 'PC'
|
|
|
103
|
|
225
|
104 class MemR8Rel:
|
|
219
|
105 def __init__(self, basereg, offset):
|
|
|
106 assert type(basereg) is ArmReg
|
|
|
107 self.basereg = basereg
|
|
|
108 self.offset = offset
|
|
|
109
|
|
|
110 def __repr__(self):
|
|
|
111 return '[{}, #{}]'.format(self.basereg, self.offset)
|
|
|
112
|
|
|
113 @classmethod
|
|
|
114 def Create(cls, vop):
|
|
|
115 if type(vop) is AUnop and vop.operation == '[]':
|
|
|
116 vop = vop.arg # descent
|
|
|
117 if type(vop) is ABinop:
|
|
|
118 if vop.op == '+' and type(vop.arg1) is ASymbol and type(vop.arg2) is ANumber:
|
|
|
119 offset = vop.arg2.number
|
|
|
120 if offset > 120:
|
|
|
121 return
|
|
|
122 basereg = Reg8Op.Create(vop.arg1)
|
|
|
123 if not basereg:
|
|
|
124 return
|
|
|
125 else:
|
|
|
126 return
|
|
|
127 elif type(vop) is ASymbol:
|
|
|
128 offset = 0
|
|
|
129 basereg = Reg8Op.Create(vop)
|
|
|
130 if not basereg:
|
|
|
131 return
|
|
|
132 else:
|
|
|
133 return
|
|
|
134 return cls(getRegNum(basereg.num), offset)
|
|
212
|
135
|
|
205
|
136 class RegisterSet:
|
|
|
137 def __init__(self, regs):
|
|
206
|
138 assert type(regs) is set
|
|
|
139 self.regs = regs
|
|
|
140 def __repr__(self):
|
|
|
141 return ','.join([str(r) for r in self.regs])
|
|
|
142 @classmethod
|
|
|
143 def Create(cls, vop):
|
|
|
144 assert type(vop) is AUnop and vop.operation == '{}'
|
|
|
145 assert type(vop.arg) is list
|
|
|
146 regs = set()
|
|
|
147 for arg in vop.arg:
|
|
|
148 if type(arg) is ASymbol:
|
|
|
149 reg = RegOp.Create(arg)
|
|
|
150 if not reg:
|
|
|
151 return
|
|
|
152 regs.add(reg)
|
|
|
153 elif type(arg) is ABinop and arg.op == '-':
|
|
|
154 reg1 = RegOp.Create(arg.arg1)
|
|
|
155 reg2 = RegOp.Create(arg.arg2)
|
|
|
156 if not reg1:
|
|
|
157 return
|
|
|
158 if not reg2:
|
|
|
159 return
|
|
|
160 for r in getRegisterRange(reg1, reg2):
|
|
|
161 regs.add(r)
|
|
|
162 else:
|
|
|
163 raise Exception('Cannot be')
|
|
|
164 return cls(regs)
|
|
|
165
|
|
|
166 def registerNumbers(self):
|
|
|
167 return [r.num for r in self.regs]
|
|
205
|
168
|
|
202
|
169 # 8 bit registers:
|
|
205
|
170 r0 = ArmReg(0, 'r0')
|
|
|
171 armtarget.registers.append(r0)
|
|
206
|
172 r1 = ArmReg(1, 'r1')
|
|
|
173 armtarget.registers.append(r1)
|
|
|
174 r2 = ArmReg(2, 'r2')
|
|
|
175 armtarget.registers.append(r2)
|
|
|
176 r3 = ArmReg(3, 'r3')
|
|
|
177 armtarget.registers.append(r3)
|
|
202
|
178 r4 = ArmReg(4, 'r4')
|
|
|
179 armtarget.registers.append(r4)
|
|
203
|
180 r5 = ArmReg(5, 'r5')
|
|
|
181 armtarget.registers.append(r5)
|
|
|
182 r6 = ArmReg(6, 'r6')
|
|
|
183 armtarget.registers.append(r6)
|
|
|
184 r7 = ArmReg(7, 'r7')
|
|
|
185 armtarget.registers.append(r7)
|
|
206
|
186 # Other registers:
|
|
|
187 # TODO
|
|
|
188 sp = ArmReg(13, 'sp')
|
|
|
189 armtarget.registers.append(sp)
|
|
|
190 lr = ArmReg(14, 'lr')
|
|
|
191 armtarget.registers.append(lr)
|
|
|
192 pc = ArmReg(15, 'pc')
|
|
|
193 armtarget.registers.append(pc)
|
|
202
|
194
|
|
|
195 class ArmInstruction(Instruction):
|
|
|
196 pass
|
|
|
197
|
|
235
|
198
|
|
|
199 @armtarget.instruction
|
|
205
|
200 class dcd_ins(ArmInstruction):
|
|
|
201 mnemonic = 'dcd'
|
|
235
|
202 operands = (Imm32,)
|
|
205
|
203 def __init__(self, expr):
|
|
235
|
204 assert isinstance(expr, Imm32)
|
|
|
205 self.expr = expr.imm
|
|
219
|
206
|
|
205
|
207 def encode(self):
|
|
|
208 return u32(self.expr)
|
|
202
|
209
|
|
219
|
210 def __repr__(self):
|
|
|
211 return 'DCD 0x{0:X}'.format(self.expr)
|
|
|
212
|
|
|
213
|
|
|
214
|
|
|
215 # Memory related
|
|
|
216
|
|
|
217 class LS_imm5_base(ArmInstruction):
|
|
|
218 """ ??? Rt, [Rn, imm5] """
|
|
225
|
219 operands = (Reg8Op, MemR8Rel)
|
|
212
|
220 def __init__(self, rt, memop):
|
|
|
221 assert memop.offset % 4 == 0
|
|
|
222 self.imm5 = memop.offset >> 2
|
|
|
223 self.rn = memop.basereg.num
|
|
225
|
224 self.rt = rt
|
|
219
|
225 self.memloc = memop
|
|
|
226 assert self.rn < 8
|
|
225
|
227 assert self.rt.num < 8
|
|
212
|
228
|
|
|
229 def encode(self):
|
|
|
230 Rn = self.rn
|
|
225
|
231 Rt = self.rt.num
|
|
212
|
232 imm5 = self.imm5
|
|
219
|
233
|
|
|
234 h = (self.opcode << 11) | (imm5 << 6) | (Rn << 3) | Rt
|
|
|
235 return u16(h)
|
|
|
236 def __repr__(self):
|
|
|
237 return '{} {}, {}'.format(self.mnemonic, self.rt, self.memloc)
|
|
|
238
|
|
|
239 @armtarget.instruction
|
|
|
240 class storeimm5_ins(LS_imm5_base):
|
|
|
241 mnemonic = 'STR'
|
|
|
242 opcode = 0xC
|
|
|
243
|
|
|
244 @armtarget.instruction
|
|
|
245 class loadimm5_ins(LS_imm5_base):
|
|
|
246 mnemonic = 'LDR'
|
|
|
247 opcode = 0xD
|
|
|
248
|
|
|
249 class ls_sp_base_imm8(ArmInstruction):
|
|
224
|
250 operands = (Reg8Op, MemSpRel)
|
|
219
|
251 def __init__(self, rt, memop):
|
|
|
252 self.rt = rt
|
|
|
253 self.offset = memop.offset
|
|
|
254
|
|
|
255 def encode(self):
|
|
|
256 rt = self.rt.num
|
|
|
257 assert rt < 8
|
|
|
258 imm8 = self.offset >> 2
|
|
|
259 assert imm8 < 256
|
|
|
260 h = (self.opcode << 8) | (rt << 8) | imm8
|
|
212
|
261 return u16(h)
|
|
|
262
|
|
219
|
263 def __repr__(self):
|
|
|
264 return '{} {}, [sp,#{}]'.format(self.mnemonic, self.rt, self.offset)
|
|
|
265
|
|
236
|
266 def align(x, m):
|
|
|
267 while ((x % m) != 0):
|
|
|
268 x = x + 1
|
|
|
269 return x
|
|
|
270
|
|
212
|
271 @armtarget.instruction
|
|
219
|
272 class ldr_pcrel(ArmInstruction):
|
|
|
273 """ ldr Rt, [PC, imm8], store value into memory """
|
|
212
|
274 mnemonic = 'ldr'
|
|
235
|
275 operands = (RegOp, LabelRef)
|
|
219
|
276 def __init__(self, rt, label):
|
|
235
|
277 assert isinstance(label, LabelRef)
|
|
219
|
278 self.rt = rt
|
|
|
279 self.label = label
|
|
|
280 self.offset = 0
|
|
212
|
281
|
|
234
|
282 def resolve(self, f):
|
|
235
|
283 la = f(self.label.name)
|
|
236
|
284 sa = align(self.address + 2, 4)
|
|
|
285 self.offset = (la - sa)
|
|
235
|
286 if self.offset < 0:
|
|
|
287 self.offset = 0
|
|
234
|
288
|
|
212
|
289 def encode(self):
|
|
219
|
290 rt = self.rt.num
|
|
|
291 assert rt < 8
|
|
|
292 imm8 = self.offset >> 2
|
|
|
293 assert imm8 < 256
|
|
235
|
294 assert imm8 >= 0
|
|
219
|
295 h = (0x9 << 11) | (rt << 8) | imm8
|
|
212
|
296 return u16(h)
|
|
|
297
|
|
219
|
298 def __repr__(self):
|
|
232
|
299 return 'LDR {}, {}'.format(self.rt, self.label.name)
|
|
219
|
300
|
|
|
301 @armtarget.instruction
|
|
|
302 class ldr_sprel(ls_sp_base_imm8):
|
|
|
303 """ ldr Rt, [SP, imm8] """
|
|
|
304 mnemonic = 'LDR'
|
|
|
305 opcode = 0x98
|
|
|
306
|
|
|
307 @armtarget.instruction
|
|
|
308 class str_sprel(ls_sp_base_imm8):
|
|
|
309 """ str Rt, [SP, imm8] """
|
|
|
310 mnemonic = 'STR'
|
|
|
311 opcode = 0x90
|
|
|
312
|
|
212
|
313 @armtarget.instruction
|
|
202
|
314 class mov_ins(ArmInstruction):
|
|
|
315 """ mov Rd, imm8, move immediate value into register """
|
|
|
316 mnemonic = 'mov'
|
|
203
|
317 opcode = 4 # 00100 Rd(3) imm8
|
|
|
318 operands = (RegOp, Imm8)
|
|
205
|
319 irpattern = ir.ImmLoad
|
|
203
|
320 def __init__(self, rd, imm):
|
|
|
321 self.imm = imm.imm
|
|
|
322 self.r = rd.num
|
|
205
|
323
|
|
202
|
324 def encode(self):
|
|
|
325 rd = self.r
|
|
|
326 opcode = self.opcode
|
|
|
327 imm8 = self.imm
|
|
|
328 h = (opcode << 11) | (rd << 8) | imm8
|
|
|
329 return u16(h)
|
|
219
|
330 def __repr__(self):
|
|
|
331 return 'MOV {0}, xx?'.format(self.r)
|
|
232
|
332
|
|
|
333
|
|
203
|
334 @armtarget.instruction
|
|
|
335 class movregreg_ins(ArmInstruction):
|
|
|
336 """ mov Rd, Rm """
|
|
|
337 mnemonic = 'mov'
|
|
|
338 operands = (RegOp, RegOp)
|
|
|
339 def __init__(self, rd, rm):
|
|
|
340 self.rd = rd
|
|
|
341 self.rm = rm
|
|
|
342 def encode(self):
|
|
|
343 rd = self.rd.num
|
|
|
344 D = (rd & 0x8) >> 3
|
|
|
345 assert D < 2
|
|
|
346 rd = rd & 0x7
|
|
|
347 rm = self.rm.num
|
|
|
348 assert rm < 16
|
|
|
349 opcode = self.opcode
|
|
219
|
350 h = (1 << 14) | (3 << 9) | (D << 7) | (rm << 3) | rd
|
|
203
|
351 return u16(h)
|
|
|
352
|
|
219
|
353
|
|
|
354
|
|
|
355 # Arithmatics:
|
|
|
356
|
|
203
|
357 @armtarget.instruction
|
|
|
358 class addregregimm3_ins(ArmInstruction):
|
|
|
359 """ add Rd, Rn, imm3 """
|
|
|
360 mnemonic = 'add'
|
|
|
361 opcode = 3 # 00011
|
|
|
362 operands = (RegOp, RegOp, Imm3)
|
|
205
|
363 irpattern = 3
|
|
203
|
364 def __init__(self, rd, rn, imm3):
|
|
|
365 self.rd = rd
|
|
|
366 self.rn = rn
|
|
|
367 self.imm3 = imm3
|
|
|
368 def encode(self):
|
|
|
369 rd = self.rd.num
|
|
|
370 rn = self.rn.num
|
|
|
371 imm3 = self.imm3.imm
|
|
|
372 opcode = self.opcode
|
|
|
373 h = (opcode << 11) | (1 << 10) | (imm3 << 6) | (rn << 3) | rd
|
|
|
374 return u16(h)
|
|
|
375
|
|
219
|
376 class regregreg_base(ArmInstruction):
|
|
|
377 """ ??? Rd, Rn, Rm """
|
|
|
378 operands = (Reg8Op, Reg8Op, Reg8Op)
|
|
|
379 def __init__(self, rd, rn, rm):
|
|
|
380 self.rd = rd
|
|
|
381 self.rn = rn
|
|
|
382 self.rm = rm
|
|
|
383 def encode(self):
|
|
|
384 rd = self.rd.num
|
|
|
385 rn = self.rn.num
|
|
|
386 rm = self.rm.num
|
|
|
387 h = (self.opcode << 9) | (rm << 6) | (rn << 3) | rd
|
|
|
388 return u16(h)
|
|
|
389 def __repr__(self):
|
|
|
390 return '{} {}, {}, {}'.format(self.mnemonic, self.rd, self.rn, self.rm)
|
|
|
391
|
|
|
392 @armtarget.instruction
|
|
|
393 class addregs_ins(regregreg_base):
|
|
|
394 mnemonic = 'ADD'
|
|
|
395 opcode = 0b0001100
|
|
|
396
|
|
|
397 @armtarget.instruction
|
|
|
398 class subregs_ins(regregreg_base):
|
|
|
399 mnemonic = 'SUB'
|
|
|
400 opcode = 0b0001101
|
|
|
401
|
|
|
402 class regreg_base(ArmInstruction):
|
|
|
403 """ ??? Rdn, Rm """
|
|
|
404 operands = (Reg8Op, Reg8Op)
|
|
|
405 def __init__(self, rdn, rm):
|
|
|
406 self.rdn = rdn
|
|
|
407 self.rm = rm
|
|
|
408 def encode(self):
|
|
|
409 rdn = self.rdn.num
|
|
|
410 rm = self.rm.num
|
|
|
411 h = (self.opcode << 6) | (rm << 3) | rdn
|
|
|
412 return u16(h)
|
|
|
413 def __repr__(self):
|
|
|
414 return '{} {}, {}'.format(self.mnemonic, self.rdn, self.rm)
|
|
|
415
|
|
|
416 @armtarget.instruction
|
|
|
417 class andregs_ins(regreg_base):
|
|
|
418 mnemonic = 'AND'
|
|
|
419 opcode = 0b0100000000
|
|
|
420
|
|
|
421 @armtarget.instruction
|
|
|
422 class orrregs_ins(regreg_base):
|
|
|
423 mnemonic = 'ORR'
|
|
|
424 opcode = 0b0100001100
|
|
|
425
|
|
|
426 @armtarget.instruction
|
|
|
427 class cmp_ins(regreg_base):
|
|
|
428 mnemonic = 'CMP'
|
|
|
429 opcode = 0b0100001010
|
|
|
430
|
|
203
|
431 @armtarget.instruction
|
|
232
|
432 class lslregs_ins(regreg_base):
|
|
|
433 mnemonic = 'LSL'
|
|
|
434 opcode = 0b0100000010
|
|
|
435
|
|
|
436 @armtarget.instruction
|
|
203
|
437 class cmpregimm8_ins(ArmInstruction):
|
|
|
438 """ cmp Rn, imm8 """
|
|
|
439 mnemonic = 'cmp'
|
|
|
440 opcode = 5 # 00101
|
|
|
441 operands = (RegOp, Imm8)
|
|
|
442 def __init__(self, rn, imm):
|
|
|
443 self.rn = rn
|
|
|
444 self.imm = imm
|
|
|
445 def encode(self):
|
|
|
446 rn = self.rn.num
|
|
|
447 imm = self.imm.imm
|
|
|
448 opcode = self.opcode
|
|
|
449 h = (opcode << 11) | (rn << 8) | imm
|
|
|
450 return u16(h)
|
|
202
|
451
|
|
219
|
452 # Jumping:
|
|
218
|
453
|
|
|
454 @armtarget.instruction
|
|
205
|
455 class jmp_ins(ArmInstruction):
|
|
235
|
456 operands = (Label,)
|
|
205
|
457 mnemonic = 'jmp'
|
|
|
458 def __init__(self, target_label):
|
|
235
|
459 assert type(target_label) is Label
|
|
205
|
460 self.target = target_label
|
|
|
461 def fixUp(self):
|
|
|
462 pass
|
|
|
463 def encode(self):
|
|
219
|
464 h = 0 # TODO
|
|
205
|
465 return u16(h)
|
|
219
|
466 def __repr__(self):
|
|
|
467 return 'B {0}'.format(self.target.name)
|
|
|
468
|
|
|
469 @armtarget.instruction
|
|
|
470 class beq_ins(ArmInstruction):
|
|
235
|
471 operands = (Label,)
|
|
219
|
472 mnemonic = 'beq'
|
|
|
473 def __init__(self, target_label):
|
|
235
|
474 assert type(target_label) is Label
|
|
219
|
475 self.target = target_label
|
|
|
476 def fixUp(self):
|
|
|
477 pass
|
|
|
478 def encode(self):
|
|
|
479 h = 0 # TODO
|
|
|
480 return u16(h)
|
|
|
481 def __repr__(self):
|
|
|
482 return 'BEQ {0}'.format(self.target.name)
|
|
205
|
483
|
|
|
484 @armtarget.instruction
|
|
|
485 class push_ins(ArmInstruction):
|
|
206
|
486 operands = (RegisterSet,)
|
|
205
|
487 mnemonic = 'push'
|
|
|
488 def __init__(self, regs):
|
|
206
|
489 assert (type(regs),) == self.operands, (type(regs),)
|
|
205
|
490 self.regs = regs
|
|
206
|
491 def __repr__(self):
|
|
|
492 return '{0} {{{1}}}'.format(self.mnemonic, self.regs)
|
|
205
|
493 def encode(self):
|
|
206
|
494 reg_list = 0
|
|
|
495 M = 0
|
|
|
496 for n in self.regs.registerNumbers():
|
|
|
497 if n < 8:
|
|
|
498 reg_list |= (1 << n)
|
|
|
499 elif n == 14:
|
|
|
500 M = 1
|
|
|
501 else:
|
|
|
502 raise NotImplementedError('not implemented for this register')
|
|
|
503 h = (0x5a << 9) | (M << 8) | reg_list
|
|
|
504 return u16(h)
|
|
205
|
505
|
|
|
506 @armtarget.instruction
|
|
|
507 class pop_ins(ArmInstruction):
|
|
206
|
508 operands = (RegisterSet,)
|
|
205
|
509 mnemonic = 'pop'
|
|
|
510 def __init__(self, regs):
|
|
|
511 self.regs = regs
|
|
207
|
512 def __repr__(self):
|
|
|
513 return '{0} {{{1}}}'.format(self.mnemonic, self.regs)
|
|
205
|
514 def encode(self):
|
|
206
|
515 reg_list = 0
|
|
|
516 P = 0
|
|
|
517 for n in self.regs.registerNumbers():
|
|
|
518 if n < 8:
|
|
|
519 reg_list |= (1 << n)
|
|
|
520 elif n == 15:
|
|
|
521 P = 1
|
|
|
522 else:
|
|
|
523 raise NotImplementedError('not implemented for this register')
|
|
|
524 h = (0x5E << 9) | (P << 8) | reg_list
|
|
|
525 return u16(h)
|
|
205
|
526
|
|
|
527 @armtarget.instruction
|
|
202
|
528 class yield_ins(ArmInstruction):
|
|
|
529 operands = ()
|
|
|
530 mnemonic = 'yield'
|
|
|
531 def encode(self):
|
|
|
532 return u16(0xbf10)
|
|
|
533
|
|
206
|
534 armtarget.check()
|
|
|
535
|
