|
114
|
1 import struct, time
|
|
129
|
2 from usb import UsbContext, UsbDevice
|
|
128
|
3 from devices import Interface, STLinkException, registerInterface
|
|
113
|
4
|
|
115
|
5 ST_VID, STLINK2_PID = 0x0483, 0x3748
|
|
|
6
|
|
113
|
7 def checkDevice(device):
|
|
|
8 return device.VendorId == ST_VID and device.ProductId == STLINK2_PID
|
|
|
9
|
|
115
|
10 DFU_MODE, MASS_MODE, DEBUG_MODE = 0, 1, 2
|
|
117
|
11
|
|
|
12 CORE_RUNNING = 0x80
|
|
|
13 CORE_HALTED = 0x81
|
|
|
14
|
|
114
|
15 # Commands:
|
|
|
16 GET_VERSION = 0xf1
|
|
|
17 DEBUG_COMMAND = 0xf2
|
|
|
18 DFU_COMMAND = 0xf3
|
|
|
19 GET_CURRENT_MODE = 0xf5
|
|
|
20
|
|
|
21 # dfu commands:
|
|
|
22 DFU_EXIT = 0x7
|
|
113
|
23
|
|
114
|
24 # debug commands:
|
|
|
25 DEBUG_ENTER = 0x20
|
|
|
26 DEBUG_EXIT = 0x21
|
|
|
27 DEBUG_ENTER_SWD = 0xa3
|
|
|
28 DEBUG_GETSTATUS = 0x01
|
|
116
|
29 DEBUG_RESETSYS = 0x03
|
|
124
|
30 DEBUG_READALLREGS = 0x04
|
|
115
|
31 DEBUG_READREG = 0x5
|
|
|
32 DEBUG_WRITEREG = 0x6
|
|
|
33 DEBUG_READMEM_32BIT = 0x7
|
|
|
34 DEBUG_WRITEMEM_32BIT = 0x8
|
|
117
|
35 DEBUG_RUNCORE = 0x9
|
|
|
36 DEBUG_STEPCORE = 0xa
|
|
114
|
37
|
|
115
|
38 JTAG_WRITEDEBUG_32BIT = 0x35
|
|
114
|
39 JTAG_READDEBUG_32BIT = 0x36
|
|
|
40
|
|
|
41 # cortex M3
|
|
|
42 CM3_REG_CPUID = 0xE000ED00
|
|
|
43
|
|
128
|
44 @registerInterface((ST_VID, STLINK2_PID))
|
|
|
45 class STLink2(Interface):
|
|
|
46 """ STlink2 interface implementation. """
|
|
119
|
47 def __init__(self, stlink2=None):
|
|
129
|
48 self.devHandle = None
|
|
119
|
49 if not stlink2:
|
|
|
50 context = UsbContext()
|
|
|
51 stlink2s = list(filter(checkDevice, context.DeviceList))
|
|
|
52 if not stlink2s:
|
|
128
|
53 raise STLinkException('Could not find an ST link 2 interface')
|
|
119
|
54 if len(stlink2s) > 1:
|
|
|
55 print('More then one stlink2 found, picking first one')
|
|
|
56 stlink2 = stlink2s[0]
|
|
129
|
57 assert isinstance(stlink2, UsbDevice) # Nifty type checking
|
|
124
|
58 assert checkDevice(stlink2)
|
|
119
|
59 self.stlink2 = stlink2
|
|
129
|
60 def __str__(self):
|
|
|
61 if self.devHandle:
|
|
|
62 return 'STlink2 device version {0}'.format(self.Version)
|
|
|
63 else:
|
|
|
64 return 'STlink2 device'
|
|
113
|
65 def open(self):
|
|
129
|
66 if self.devHandle:
|
|
|
67 return
|
|
119
|
68 self.devHandle = self.stlink2.open()
|
|
114
|
69 if self.devHandle.Configuration != 1:
|
|
|
70 self.devHandle.Configuration = 1
|
|
|
71 self.devHandle.claimInterface(0)
|
|
116
|
72
|
|
|
73 # First initialization:
|
|
|
74 if self.CurrentMode == DFU_MODE:
|
|
|
75 self.exitDfuMode()
|
|
|
76 if self.CurrentMode != DEBUG_MODE:
|
|
|
77 self.enterSwdMode()
|
|
|
78 self.reset()
|
|
114
|
79 def close(self):
|
|
117
|
80 # TODO
|
|
114
|
81 pass
|
|
115
|
82
|
|
|
83 # modes:
|
|
113
|
84 def getCurrentMode(self):
|
|
114
|
85 cmd = bytearray(16)
|
|
|
86 cmd[0] = GET_CURRENT_MODE
|
|
|
87 reply = self.send_recv(cmd, 2) # Expect 2 bytes back
|
|
|
88 return reply[0]
|
|
113
|
89 CurrentMode = property(getCurrentMode)
|
|
114
|
90 @property
|
|
|
91 def CurrentModeString(self):
|
|
|
92 modes = {DFU_MODE: 'dfu', MASS_MODE: 'massmode', DEBUG_MODE:'debug'}
|
|
|
93 return modes[self.CurrentMode]
|
|
|
94 def exitDfuMode(self):
|
|
|
95 cmd = bytearray(16)
|
|
115
|
96 cmd[0:2] = DFU_COMMAND, DFU_EXIT
|
|
114
|
97 self.send_recv(cmd)
|
|
|
98 def enterSwdMode(self):
|
|
|
99 cmd = bytearray(16)
|
|
115
|
100 cmd[0:3] = DEBUG_COMMAND, DEBUG_ENTER, DEBUG_ENTER_SWD
|
|
114
|
101 self.send_recv(cmd)
|
|
|
102 def exitDebugMode(self):
|
|
|
103 cmd = bytearray(16)
|
|
115
|
104 cmd[0:2] = DEBUG_COMMAND, DEBUG_EXIT
|
|
114
|
105 self.send_recv(cmd)
|
|
|
106
|
|
|
107 def getVersion(self):
|
|
|
108 cmd = bytearray(16)
|
|
|
109 cmd[0] = GET_VERSION
|
|
|
110 data = self.send_recv(cmd, 6) # Expect 6 bytes back
|
|
|
111 # Parse 6 bytes into various versions:
|
|
|
112 b0, b1, b2, b3, b4, b5 = data
|
|
|
113 stlink_v = b0 >> 4
|
|
|
114 jtag_v = ((b0 & 0xf) << 2) | (b1 >> 6)
|
|
|
115 swim_v = b1 & 0x3f
|
|
|
116 vid = (b3 << 8) | b2
|
|
|
117 pid = (b5 << 8) | b4
|
|
|
118 return 'stlink={0} jtag={1} swim={2} vid:pid={3:04X}:{4:04X}'.format(\
|
|
|
119 stlink_v, jtag_v, swim_v, vid, pid)
|
|
|
120 Version = property(getVersion)
|
|
|
121
|
|
|
122 @property
|
|
|
123 def ChipId(self):
|
|
|
124 return self.read_debug32(0xE0042000)
|
|
|
125 @property
|
|
|
126 def CpuId(self):
|
|
|
127 u32 = self.read_debug32(CM3_REG_CPUID)
|
|
|
128 implementer_id = (u32 >> 24) & 0x7f
|
|
|
129 variant = (u32 >> 20) & 0xf
|
|
|
130 part = (u32 >> 4) & 0xfff
|
|
|
131 revision = u32 & 0xf
|
|
|
132 return implementer_id, variant, part, revision
|
|
|
133
|
|
117
|
134 def getStatus(self):
|
|
114
|
135 cmd = bytearray(16)
|
|
115
|
136 cmd[0:2] = DEBUG_COMMAND, DEBUG_GETSTATUS
|
|
114
|
137 reply = self.send_recv(cmd, 2)
|
|
|
138 return reply[0]
|
|
117
|
139 Status = property(getStatus)
|
|
|
140 @property
|
|
|
141 def StatusString(self):
|
|
|
142 s = self.Status
|
|
|
143 statii = {CORE_RUNNING: 'CORE RUNNING', CORE_HALTED: 'CORE HALTED'}
|
|
|
144 if s in statii:
|
|
|
145 return statii[s]
|
|
|
146
|
|
116
|
147 def reset(self):
|
|
|
148 cmd = bytearray(16)
|
|
|
149 cmd[0:2] = DEBUG_COMMAND, DEBUG_RESETSYS
|
|
|
150 self.send_recv(cmd, 2)
|
|
113
|
151
|
|
115
|
152 # debug commands:
|
|
114
|
153 def step(self):
|
|
|
154 cmd = bytearray(16)
|
|
115
|
155 cmd[0:2] = DEBUG_COMMAND, DEBUG_STEPCORE
|
|
114
|
156 self.send_recv(cmd, 2)
|
|
|
157 def run(self):
|
|
|
158 cmd = bytearray(16)
|
|
115
|
159 cmd[0:2] = DEBUG_COMMAND, DEBUG_RUNCORE
|
|
114
|
160 self.send_recv(cmd, 2)
|
|
115
|
161
|
|
|
162
|
|
114
|
163 # Helper 1 functions:
|
|
115
|
164 def write_debug32(self, address, value):
|
|
|
165 cmd = bytearray(16)
|
|
|
166 cmd[0:2] = DEBUG_COMMAND, JTAG_WRITEDEBUG_32BIT
|
|
119
|
167 cmd[2:10] = struct.pack('<II', address, value)
|
|
115
|
168 self.send_recv(cmd, 2)
|
|
114
|
169 def read_debug32(self, address):
|
|
|
170 cmd = bytearray(16)
|
|
115
|
171 cmd[0:2] = DEBUG_COMMAND, JTAG_READDEBUG_32BIT
|
|
114
|
172 cmd[2:6] = struct.pack('<I', address) # pack into u32 little endian
|
|
|
173 reply = self.send_recv(cmd, 8)
|
|
|
174 return struct.unpack('<I', reply[4:8])[0]
|
|
115
|
175 def write_reg(self, reg, value):
|
|
|
176 cmd = bytearray(16)
|
|
|
177 cmd[0:3] = DEBUG_COMMAND, DEBUG_WRITEREG, reg
|
|
|
178 cmd[3:7] = struct.pack('<I', value)
|
|
|
179 r = self.send_recv(cmd, 2)
|
|
|
180 def read_reg(self, reg):
|
|
|
181 cmd = bytearray(16)
|
|
|
182 cmd[0:3] = DEBUG_COMMAND, DEBUG_READREG, reg
|
|
|
183 reply = self.send_recv(cmd, 4)
|
|
|
184 return struct.unpack('<I', reply)[0]
|
|
124
|
185 def read_all_regs(self):
|
|
|
186 cmd = bytearray(16)
|
|
|
187 cmd[0:2] = DEBUG_COMMAND, DEBUG_READALLREGS
|
|
|
188 reply = self.send_recv(cmd, 84)
|
|
|
189 fmt = '<' + 'I' * 21 # unpack 21 register values
|
|
|
190 return list(struct.unpack(fmt, reply))
|
|
116
|
191 def write_mem32(self, address, content):
|
|
|
192 assert len(content) % 4 == 0
|
|
|
193 cmd = bytearray(16)
|
|
|
194 cmd[0:2] = DEBUG_COMMAND, DEBUG_WRITEMEM_32BIT
|
|
119
|
195 cmd[2:8] = struct.pack('<IH', address, len(content))
|
|
116
|
196 self.send_recv(cmd)
|
|
|
197 self.send_recv(content)
|
|
115
|
198 def read_mem32(self, address, length):
|
|
|
199 assert length % 4 == 0
|
|
|
200 cmd = bytearray(16)
|
|
|
201 cmd[0:2] = DEBUG_COMMAND, DEBUG_READMEM_32BIT
|
|
119
|
202 cmd[2:8] = struct.pack('<IH', address, length)
|
|
115
|
203 reply = self.send_recv(cmd, length) # expect memory back!
|
|
|
204 return reply
|
|
114
|
205
|
|
|
206 # Helper 2 functions:
|
|
|
207 def send_recv(self, tx, rxsize=0):
|
|
115
|
208 """ Helper function that transmits and receives data in bulk mode. """
|
|
114
|
209 # TODO: we could use here the non-blocking libusb api.
|
|
|
210 tx = bytes(tx)
|
|
116
|
211 #assert len(tx) == 16
|
|
114
|
212 self.devHandle.bulkWrite(2, tx) # write to endpoint 2
|
|
|
213 if rxsize > 0:
|
|
|
214 return self.devHandle.bulkRead(1, rxsize) # read from endpoint 1
|
|
|
215
|
|
|
216 if __name__ == '__main__':
|
|
|
217 # Test program
|
|
128
|
218 sl = STLink2()
|
|
114
|
219 sl.open()
|
|
|
220 print('version:', sl.Version)
|
|
|
221 print('mode before doing anything:', sl.CurrentModeString)
|
|
|
222 if sl.CurrentMode == DFU_MODE:
|
|
|
223 sl.exitDfuMode()
|
|
|
224 sl.enterSwdMode()
|
|
|
225 print('mode after entering swd mode:', sl.CurrentModeString)
|
|
|
226
|
|
|
227 i = sl.ChipId
|
|
129
|
228 print('chip id: 0x{0:X}'.format(i))
|
|
114
|
229 print('cpu: {0}'.format(sl.CpuId))
|
|
|
230
|
|
117
|
231 print('status: {0}'.format(sl.StatusString))
|
|
114
|
232
|
|
115
|
233 # test registers:
|
|
124
|
234 sl.write_reg(0, 0xdeadbeef)
|
|
|
235 sl.write_reg(1, 0xcafebabe)
|
|
|
236 sl.write_reg(2, 0xc0ffee)
|
|
115
|
237 sl.write_reg(3, 0x1337)
|
|
124
|
238 sl.write_reg(5, 0x1332)
|
|
117
|
239 sl.write_reg(6, 0x12345)
|
|
115
|
240 assert sl.read_reg(3) == 0x1337
|
|
124
|
241 assert sl.read_reg(5) == 0x1332
|
|
117
|
242 assert sl.read_reg(6) == 0x12345
|
|
124
|
243 regs = sl.read_all_regs()
|
|
|
244 for i in range(len(regs)):
|
|
|
245 print('R{0}=0x{1:X}'.format(i, regs[i]))
|
|
114
|
246
|
|
|
247 sl.exitDebugMode()
|
|
|
248 print('mode at end:', sl.CurrentModeString)
|
|
|
249
|
|
|
250 sl.close()
|
|
119
|
251 print('Test succes!')
|
|
114
|
252
|
