Mercurial > lcfOS
view test/testregalloc.py @ 395:3b0c495e3008
Speed improvements
author | Windel Bouwman |
---|---|
date | Fri, 23 May 2014 14:28:03 +0200 |
parents | 3bb7dcfe5529 |
children |
line wrap: on
line source
import unittest import os import sys from ppci.irmach import AbstractInstruction as makeIns, Frame from ppci.codegen.registerallocator import RegisterAllocator from ppci import ir from ppci.target import Nop class RegAllocTestCase(unittest.TestCase): def setUp(self): self.ra = RegisterAllocator() def testRegAlloc(self): f = Frame('tst') f.regs = [1,2,3,4,5,6] # for test use numbers! f.tempMap = {} t1 = ir.Temp('t1') t2 = ir.Temp('t2') t3 = ir.Temp('t3') t4 = ir.Temp('t4') t5 = ir.Temp('t5') f.instructions.append(makeIns(Nop, dst=[t1])) f.instructions.append(makeIns(Nop, dst=[t2])) f.instructions.append(makeIns(Nop, dst=[t3])) f.instructions.append(makeIns(Nop, dst=[t4], src=[t1, t2])) f.instructions.append(makeIns(Nop, dst=[t5], src=[t4, t3])) f.instructions.append(makeIns(Nop, src=[t5])) self.ra.allocFrame(f) self.conflict(t1, t2) self.conflict(t2, t3) def conflict(self, ta, tb): self.assertNotEqual(self.ra.Node(ta).color, self.ra.Node(tb).color) def testRegCoalesc(self): f = Frame('tst') f.regs = [1,2,3,4,5,6] # for test use numbers! f.tempMap = {} t1 = ir.Temp('t1') t2 = ir.Temp('t2') t3 = ir.Temp('t3') t4 = ir.Temp('t4') t5 = ir.Temp('t5') t6 = ir.Temp('t6') f.instructions.append(makeIns(Nop, dst=[t1])) f.instructions.append(makeIns(Nop, dst=[t2])) f.instructions.append(makeIns(Nop, dst=[t3])) f.instructions.append(makeIns(Nop, dst=[t4], src=[t2, t1])) f.instructions.append(makeIns(Nop, dst=[t5], src=[t3])) f.instructions.append(makeIns(Nop, dst=[t5], src=[t4, t5])) f.instructions.append(makeIns(Nop, dst=[t6], src=[t5])) f.instructions.append(makeIns(Nop, src=[t6])) self.ra.allocFrame(f) self.conflict(t1, t2) self.conflict(t2, t3) self.conflict(t1, t3) if __name__ == '__main__': unittest.main()